

# (12) United States Patent

## Chang et al.

#### US 8,994,906 B2 (10) **Patent No.:** (45) **Date of Patent:**

Mar. 31, 2015

#### (54) DISPLAY WITH MULTILAYER AND EMBEDDED SIGNAL LINES

(75) Inventors: Shih-Chang Chang, Cupertino, CA

(US); Cheng-Ho Yu, Cupertino, CA (US); Abbas Jamshidi Roudbari, Sunnyvale, CA (US); Ting-Kuo Chang,

Cupertino, CA (US)

(73) Assignee: Apple Inc., Cupertino, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 227 days.

Appl. No.: 13/584,549 (21)

(22)Filed: Aug. 13, 2012

(65)**Prior Publication Data** 

> Feb. 13, 2014 US 2014/0043552 A1

(51) **Int. Cl.** G02F 1/1345 (2006.01)G02F 1/1362 (2006.01)

(52)U.S. Cl. CPC ..... G02F 1/13454 (2013.01); G02F 1/136286 (2013.01)USPC ...... **349/151**; 349/149; 349/152

(58) Field of Classification Search See application file for complete search history.

#### (56)**References Cited**

## U.S. PATENT DOCUMENTS

4,066,855 A	1/1978	Zenk
4,085,302 A	4/1978	Zenk et al.
5,483,261 A	1/1996	Yasutake
5,488,204 A	1/1996	Mead et al.
5,825,352 A	10/1998	Bisset et al.

#### (Continued)

### FOREIGN PATENT DOCUMENTS

JP	2002342033	11/2002	
	(Co	(Continued)	

#### OTHER PUBLICATIONS

Martisauskas et al. U.S. Appl. No. 13/229,120, filed Sep. 9, 2011.

Primary Examiner — Richard Kim Assistant Examiner — Kendrick Hsu (74) Attorney, Agent, or Firm — Treyz Law Group; G. Victor Treyz; Kendall P. Woodruff

#### (57)ABSTRACT

A display may have a thin-film-transistor layer with a substrate layer. A layer of dielectric may be formed on the substrate layer and may have an upper surface and a lower surface. The thin-film-transistor layer may include an array of display pixels. Data lines and gate lines may provide signals to the display pixels. Gate driver circuitry in an inactive peripheral portion of the display may include a gate driver circuit for each gate line. The gate driver circuits may include thin-film transistors that are formed on the upper surface of the layer of dielectric. Signal lines such as a gate low line, a gate routing line coupled between the gate driver circuits, and a common electrode line may be formed from two or more layers of metal to reduce their widths or may be embedded within the dielectric layer between the upper and lower surfaces under the thin-film transistors.

#### 16 Claims, 9 Drawing Sheets

